

# Projektowanie Systemów Wbudowanych

mgr inż. Leszek Ciopiński

Laboratorium 1.: Szybki start.



# Getting Started With Quartus® II Software



## Start Designing

*Designing with Quartus II software requires a project*

**Create a New Project**  
(New Project Wizard)

Open Existing Project

### Open Recent Project:

C:/Documents and Settings/Leszek/Pulpit/test/aaa.qpf

C:/Documents and Settings/Leszek/Pulpit/tmp/test.qpf

C:/Documents and Settings/Leszek/Pulpit/tmp/tmp.qpf

C:/Documents and Settings/Leszek/P...k/B\_pawel\_baran/2012 02 11/ASK.qpf

## Start Learning

*The audio/video interactive tutorial teaches you the basic features of Quartus II software*

**Open Interactive Tutorial**

Web vs. Subscription  
Edition

Buy Subscription

Literature

Training

Online Demos

Support

Don't show this screen again

**ALTERA**®

# URUCHOMIĆ ŚRODOWISKO QUARTUS II

WYBRAĆ „CREATE A NEW PROJECT”



## Introduction

The New Project Wizard helps you create a new project and preliminary project settings, including the following:

- ◆ Project name and directory
- ◆ Name of the top-level design entity
- ◆ Project files and libraries
- ◆ Target device family and device
- ◆ EDA tool settings

You can change the settings for an existing project and specify additional project-wide settings with the Settings command (Assignments menu). You can use the various pages of the Settings dialog box to add functionality to the project.

Don't show me this introduction again

< Back

Next >

Finish

Cancel

Help



## Directory, Name, Top-Level Entity [page 1 of 5]

What is the working directory for this project?



What is the name of this project?



What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.







## Add Files [page 2 of 5]

Select the design files you want to include in the project. Click Add All to add all design files in the project directory to the project.

Note: you can always add design files to the project later.

File name:  ...

Add

File Name	Type	Library	Design Entry/Synthesis Tool	HDL Version
-----------	------	---------	-----------------------------	-------------

Add All

Remove

Up

Down

Properties

Specify the path names of any non-default libraries.

< Back

Next >

Finish

Cancel

Help



## Family &amp; Device Settings [page 3 of 5]

Select the family and device you want to target for compilation.

## Device family

Family: Cyclone II

Devices: All

## Target device

- Auto device selected by the Fitter
- Specific device selected in 'Available devices' list
- Other: n/a

## Show in 'Available devices' list

Package: Any

Pin count: Any

Speed grade: Any

Name filter: ep2c35f672c6

 Show advanced devices  HardCopy compatible only 

## Available devices:

Name	Core Voltage	LEs	User I/Os	Memory Bits	Embedded multiplier 9-bit elements	PLL	Global
EP2C35F672C6	1.2V	33216	475	483840	70	4	16

## Companion device

HardCopy:

 Limit DSP & RAM to HardCopy device resources

&lt; Back

Next &gt;

Finish

Cancel

Help



## EDA Tool Settings [page 4 of 5]

Specify the other EDA tools used with the Quartus II software to develop your project.

EDA tools:

Tool Type	Tool Name	Format(s)	Run Tool Automatically
Design Entry/Synthesis	<None> ▼	<None> ▼	<input type="checkbox"/> Run this tool automatically to synthesize the current design
Simulation	<None> ▼	<None> ▼	<input type="checkbox"/> Run gate-level simulation automatically after compilation
Formal Verification	<None> ▼		
Board-Level	Timing	<None> ▼	
	Symbol	<None> ▼	
	Signal Integrity	<None> ▼	
	Boundary Scan	<None> ▼	

< Back

Next >

Finish

Cancel

Help



## Summary [page 5 of 5]

When you click Finish, the project will be created with the following settings:

Project directory:	C:/Documents and Settings/Leszek/Pulpit/q_lab1
Project name:	lab1
Top-level design entity:	lab1
Number of files added:	0
Number of user libraries added:	0
Device assignments:	
Family name:	Cyclone II
Device:	EP2C35F672C6
EDA tools:	
Design entry/synthesis:	<None> (<None>)
Simulation:	<None> (<None>)
Timing analysis:	0
Operating conditions:	
Core voltage:	1.2V
Junction temperature range:	0-85 °C

[< Back](#)[Next >](#)[Finish](#)[Cancel](#)[Help](#)



# Następnie wywołujemy

- \* File | New ... => Block Diagram / Schematic File
- \* File | Save As ... => nazwa projektu
- \* Assignments | Pin Planner
- \* Assignments | Import Assignments => wybrać plik „DE2\_piny.qsf”
- \* Otworzyć Pin Planner


Report 🔍 🗑️ ✖

Report not available

---

Tasks 🔍 🗑️ ✖


- ▶ Run Ana
- 📁 Early Pin
  - 📄 Early
  - ▶ Run
  - 📄 Expc
- 📁 Change
  - ▶ Show



Named: \* 🔍 🗑️ ✖ ✔ Filter: Pins: all 📄

Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved
SW[0]	Unknown	PIN_N25	5	B5_N1	3.3-V LV...default)	
SW[1]	Unknown	PIN_N26	5	B5_N1	3.3-V LV...default)	
SW[2]	Unknown	PIN_P25	6	B6_N0	3.3-V LV...default)	
SW[3]	Unknown	PIN_AE14	7	B7_N1	3.3-V LV...default)	
SW[4]	Unknown	PIN_AF14	7	B7_N1	3.3-V LV...default)	
SW[5]	Unknown	PIN_AD13	8	B8_N0	3.3-V LV...default)	
SW[6]	Unknown	PIN_AC13	8	B8_N0	3.3-V LV...default)	
SW[7]	Unknown	PIN_C13	3	B3_N0	3.3-V LV...default)	
SW[8]	Unknown	PIN B13	4	B4_N1	3.3-V LV...default)	






Symbol



Libraries:




Name:

input

- Repeat-insert mode
- Insert symbol as block
- Launch MegaWizard Plug-In

MegaWizard Plug-In Manager...



OK Cancel



lab1

Project Navigator

Entity

Cyclone II: EP2C35F672C6  
lab1


Hierarchy Files Design Units

Tasks

Flow: Compilation Customize...

- Task
- Compile Design
  - Analysis & Synthesis
  - Fitter (Place & Route)
  - Assembler (Generate programming files)
  - TimeQuest Timing Analysis
  - EDA Netlist Writer
- Program Device (Open Programmer)

lab1.bdf\*



All [Icons] <<Search>>

Type	ID	Message
Information	140120	Import completed. 436 assignments were written (out of 440 read). 0 non-global assignments were skipped because of entity name mismatch.

System (1) Processing

# Do wykonania

- \* Kliknąć 2 razy i zmienić nazwę na SW[2..0]
- \* dodać elementy:
  - \* output
  - \* and2
  - \* or2
- \* Skopiować wejścia i połączyć



lab1

lab1.bdf

Project Navigator

Entity


- Cyclone II: EP2C35F672C6
  - lab1

Hierarchy Files Design Units R

Tasks

Flow: Compilation Customize...

- | Task                                   |
|--|
| Compile Design                         |
| Analysis & Synthesis                   |
| Fitter (Place & Route)                 |
| Assembler (Generate programming files) |
| TimeQuest Timing Analysis              |
| EDA Netlist Writer                     |
| Program Device (Open Programmer)       |



All [Icons] <<Search>>

Type	ID	Message
Information	140120	Import completed. 436 assignments were written (out of 440 read). 0 non-global assignments were skipped because of entity name mismatch.

System (1) Processing

Reverses the last action



Project Navigator

Entity  
 Cyclone II: EP2C35F672C6  
 lab1

Hierarchy Files Design Units R

Tasks

Flow: Compilation Customize...

Task	Time
Compile Design	00:00
Analysis & Synthesis	00:00
Fitter (Place & Route)	00:00
Assembler (Generate programming files)	00:00
TimeQuest Timing Analysis	00:00
EDA Netlist Writer	
Program Device (Open Programmer)	

lab1.bdf

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
- Fitter
- Assembler
- TimeQuest Timing Analyzer

Compilation Report - lab1

**Flow Summary**

Flow Status	Successful - Sun Feb 24 21:05:00 2013
Quartus II 32-bit Version	12.1 Build 243 01/31/2013 SP 1 SJ Web Edition
Revision Name	lab1
Top-level Entity Name	lab1
Family	Cyclone II
Device	EP2C35F672C6
Timing Models	Final
Total logic elements	2 / 33,216 (< 1 %)
Total combinational functions	2 / 33,216 (< 1 %)
Dedicated logic registers	0 / 33,216 (0 %)
Total registers	0
Total pins	13 / 475 (3 %)
Total virtual pins	0
Total memory bits	0 / 483,840 (0 %)
Embedded Multiplier 9-bit elements	0 / 70 (0 %)
Total PLLs	0 / 4 (0 %)

All [Icons] <<Search>>

Type	ID	Message
Information	293000	Quartus II Full Compilation was successful. 0 errors, 423 warnings

System (1) / Processing (91)



Programmer - C:/Documents and Settings/Leszek/Pulpit/q\_lab1/lab1 - lab1 - [output\_files/lab1.cdf]

File Edit View Processing Tools Window Help

Hardware Setup... No Hardware Mode: JTAG Progress:

Enable real-time ISP to allow background programming (for MAX II and MAX V devices)

File	Device	Checksum	Usercode	Program/Configure	Verify	Blank-Check	Examine	Security Bit	Erase	ISP CLAMP
output_files/lab1.sof	EP2C35F672	002F8B34	FFFFFFFF	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Start Stop Auto Detect Delete Add File... Change File... Save File Add Device... Up Down

The diagram shows a square chip with the Altera logo and the part number EP2C35F672. An arrow labeled 'TDI' points into the top-left corner of the chip, and an arrow labeled 'TDO' points out from the bottom-left corner. A line connects the right side of the chip to the TDO output arrow.

**WYBRAĆ TOOL I PROGRAMMER**



## Hardware Setup



Hardware Settings

JTAG Settings

Select a programming hardware setup to use when programming devices. This programming hardware setup applies only to the current programmer window.

Currently selected hardware:

USB-Blaster [USB-0]

Available hardware items

Hardware	Server	Port
USB-Blaster	Local	USB-0

Add Hardware...

Remove Hardware

Close

# WYBRAĆ HARDWARE SETUP

## I WYBRAĆ USB BLASTER

Programmer - C:/Documents and Settings/Leszek/Pulpit/q\_lab1/lab1 - lab1 - [output\_files/lab1.cdf]

File Edit View Processing Tools Window Help

Hardware Setup... USB-Blaster [USB-0] Mode: JTAG Progress: 100% (Successful)

Enable real-time ISP to allow background programming (for MAX II and MAX V devices)

File	Device	Checksum	Usercode	Program/Configure	Verify	Blank-Check	Examine	Security Bit	Erase	ISP CLAMP
output_files/lab1.sof	EP2C35F672	002F8B34	FFFFFFFF	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>


Start Stop Auto Detect Delete Add File... Change File... Save File Add Device... Up Down

Diagram illustrating the JTAG connection to the device (Altera EP2C35F672). The TDI (Test Data In) signal is shown entering the device, and the TDO (Test Data Out) signal is shown exiting the device.

**WYBRAĆ START**

**Qsys**





# FILE | NEW ... QSYS SYSTEM FILE

## ZMIANA NAZWY ZEGARA -> RENAME

File Edit System View Tools Help

Component Library

System Contents Address Map Clock Settings Project Settings Instance Parameters System Inspector HDL Example Generation

Project  
New Component...

Library

- Bridges
- Clock and Reset
- Configuration & Programming
- DSP
- Embedded Processors
  - Bitswap
  - Custom Instruction Int
  - Custom Instruction Ma
  - Custom Instruction Sli
  - Floating Point Hardwa
  - Hard Processor Syst
  - Nios II Processor**
- Interface Protocols
- Memories and Memory Contro
- Merlin Components
- Microcontroller Peripherals
- Peripherals
- PLL
- Qsys Interconnect
- SLS
- University Program
- Verification
- Window Bridge

New... Edit... Add...

System Contents

Use	Connections	Name	Description	Export	Clock	Base
<input checked="" type="checkbox"/>		<b>nios2_cpu_qsys</b> Nios II Processor				
		clk	Clock Input	Double-click to export	zegar	
		reset_n	Reset Input	Double-click to export	[clk]	
		data_master	Avalon Memory Mapped Master	Double-click to export	[clk]	
		instruction_master	Avalon Memory Mapped Master	Double-click to export	[clk]	
		jtag_debug_module_re...	Reset Output	Double-click to export	[clk]	
		jtag_debug_module	Avalon Memory Mapped Slave	Double-click to export	[clk]	
		custom_instruction_m...	Custom Instruction Master	Double-click to export	[clk]	0x0800
<input checked="" type="checkbox"/>		<b>zegar</b> Clock Source				
		clk_in	Clock Input	clk		
		clk_in_reset	Reset Input	reset	zegar	
		clk	Clock Output	Double-click to export		
		clk_reset	Reset Output	Double-click to export		

Messages

Description	Path
4 Errors	
"Reset vector memory" (resetSlave) (None) out of range. Valid ranges: [nios2_cpu_qsys.jtag_debug_module:nios2_cpu_qsys.jtag_debug_module]	System.nios2_cpu_qsys
"Exception vector memory" (exceptionSlave) (None) out of range. Valid ranges: [nios2_cpu_qsys.jtag_debug_module:nios2_cpu_qsys.jtag_debug_module]	System.nios2_cpu_qsys
Reset slave is not specified. Please select the reset slave	System.nios2_cpu_qsys

# DODAJEMY PROCESOR

## NIOS II WERSJA II/E




# SRAM/SSRAM Controller

altera\_up\_avalon\_sram

[Documentation](#)

## Block Diagram

Show signals



## Configurations

DE-Series Board: DE2

Use as a pixel buffer for video out

Cancel

Finish



Qsys

File Edit System View Tools Help

Component Library

- Custom Instruction Int
- Custom Instruction M
- Custom Instruction Sli
- Floating Point Hardwa
- Hard Processor Syst
- Nios II Processor
- Interface Protocols
- Memories and Memory Contro
- Merlin Components
- Microcontroller Peripherals
- Peripherals
- PLL
- Qsys Interconnect
- SLS
- University Program
  - Clock Signals for DE-
  - Audio & Video
  - Bridges
  - Communications
  - Generic IO
  - Memory
    - Altera UP Flash M
    - SD Card Interface
    - SRAM/SSRAM Co
  - Verification
  - Window Bridge

System Contents

Use	Connections	Name	Description	Export	Clock	Base
<input checked="" type="checkbox"/>		<input type="checkbox"/> nios2_cpu_qsys	Nios II Processor			
		clk	Clock Input	<i>Double-click to export</i>	zegar	
		reset_n	Reset Input	<i>Double-click to export</i>	[clk]	
		data_master	Avalon Memory Mapped Master	<i>Double-click to export</i>	[clk]	
		instruction_master	Avalon Memory Mapped Master	<i>Double-click to export</i>	[clk]	
		jtag_debug_module_re...	Reset Output	<i>Double-click to export</i>	[clk]	
<input checked="" type="checkbox"/>		<input type="checkbox"/> zegar	Clock Source			
		clk_in	Clock Input	clk		
		clk_in_reset	Reset Input	reset		
		clk	Clock Output	<i>Double-click to export</i>	zegar	
		clk_reset	Reset Output	<i>Double-click to export</i>		
<input checked="" type="checkbox"/>		<input type="checkbox"/> sram	SRAM/SSRAM Controller			
		clock_reset	Clock Input	<i>Double-click to export</i>	zegar	
		clock_reset_reset	Reset Input	<i>Double-click to export</i>	[clock_reset]	
		external_interface	Conduit	sram_external_interface		
		avalon_sram_slave	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clock_reset]	0x0000_0000

Messages

Description	Path
<input checked="" type="checkbox"/> 6 Errors	
<input checked="" type="checkbox"/> "Reset vector memory" (resetSlave) (None) out of range. Valid ranges: [sram.avalon_sram_slave:sram.avalon_sram_s	System.nios2_cpu_qsys
<input checked="" type="checkbox"/> "Exception vector memory" (exceptionSlave) (None) out of range. Valid ranges: [sram.avalon_sram_slave:sram.avalon	System.nios2_cpu_qsys
<input checked="" type="checkbox"/> Reset slave is not specified. Please select the reset slave	System.nios2_cpu_qsys

6 Errors, 0 Warnings

Qsys

File Edit System View Tools Help

Component Library

Project: jtag\_uart

Library: Interface Protocols > Serial > JTAG UART

System Contents

Use	Connections	Name	Description	Export	Clock	Base	
<input checked="" type="checkbox"/>		<b>nios2_cpu_qsys</b>	Nios II Processor				
		clk	Clock Input	<i>Double-click to export</i>	zegar		
		reset_n	Reset Input	<i>Double-click to export</i>	[clk]		
		data_master	Avalon Memory Mapped Master	<i>Double-click to export</i>	[clk]		
		instruction_master	Avalon Memory Mapped Master	<i>Double-click to export</i>	[clk]		
		jtag_debug_module_re...	Reset Output	<i>Double-click to export</i>	[clk]		
		jtag_debug_module	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk]	0x0000_0800	
		custom_instruction_m...	Custom Instruction Master	<i>Double-click to export</i>			
<input checked="" type="checkbox"/>			<b>zegar</b>	Clock Source			
		clk_in	Clock Input	<i>Double-click to export</i>	clk		
	clk_in_reset	Reset Input	<i>Double-click to export</i>	reset			
	clk	Clock Output	<i>Double-click to export</i>	zegar			
	clk_reset	Reset Output	<i>Double-click to export</i>				
<input checked="" type="checkbox"/>		<b>sram</b>	SRAM/SSRAM Controller				
	clock_reset	Clock Input	<i>Double-click to export</i>	zegar			
	clock_reset_reset	Reset Input	<i>Double-click to export</i>	[clock_reset]			
	external_interface	Conduit	<i>Double-click to export</i>	sram_external_interface			
	avalon_sram_slave	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clock_reset]	0x0000_0000		
<input checked="" type="checkbox"/>		<b>jtag_uart</b>	JTAG UART				
	clk	Clock Input	<i>Double-click to export</i>	zegar			
	reset	Reset Input	<i>Double-click to export</i>	[clk]			
	avalon_jtag_slave	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk]	0x0000_0000		

Messages

Description	Path
8 Errors	
"Reset vector memory" (resetSlave) (None) out of range. Valid ranges: [sram.avalon_sram_slave:sram.avalon_sram_s	System.nios2_cpu_qsys
"Exception vector memory" (exceptionSlave) (None) out of range. Valid ranges: [sram.avalon_sram_slave:sram.avalor	System.nios2_cpu_qsys
Reset slave is not specified. Please select the reset slave	System.nios2_cpu_qsys

8 Errors, 1 Warning




# Parallel Port

altera\_up\_avalon\_parallel\_port

[Documentation](#)

## Block Diagram

Show signals



## Configurations

DE-Series Board:

Create custom parallel port

## Presets

IO device:

LEDs Colour:

Seven Segment Digits:

Expansion Header:

## Basic Settings (Preset)

Data Width:

Port Direction:

## Edge Capture Register

Synchronously Capture

Capture on which edge:

Generate IRQ

Cancel

Finish






# Parallel Port

altera\_up\_avalon\_parallel\_port

[Documentation](#)

## Block Diagram

Show signals



## Configurations

DE-Series Board:

Create custom parallel port

## Presets

IO device:

LEDs Colour:

Seven Segment Digits:

Expansion Header:

## Basic Settings (Preset)

Data Width:

Port Direction:

## Edge Capture Register

Synchronously Capture

Capture on which edge:

Generate IRQ

Cancel

Finish

Qsys

File Edit System View Tools Help

Component Library

System Contents Address Map Clock Settings Project Settings Instance Parameters System Inspector HDL Example Generation

Project

Library

- Bridges
- Clock and Reset
- Configuration & Programming
- DSP
- Embedded Processors
- Interface Protocols
- Memories and Memory Control
- Merlin Components
- Microcontroller Peripherals
- Peripherals
- PLL
- Qsys Interconnect
- SLS
- University Program
  - Clock Signals for DE-10K
  - Audio & Video
  - Bridges
  - Communications
  - Generic IO
    - DE0-Nano ADC C
    - Parallel Port
    - PS2 Controller
  - Memory

System Contents

Use	Connections	Name	Description	Export	Clock	Base
		data_master	Avalon Memory Mapped Master	Double-click to export	[clk]	
		instruction_master	Avalon Memory Mapped Master	Double-click to export	[clk]	
		jtag_debug_module_re...	Reset Output	Double-click to export	[clk]	
		jtag_debug_module	Avalon Memory Mapped Slave	Double-click to export	[clk]	# 0x0000_08
		custom_instruction_m...	Custom Instruction Master	Double-click to export		
<input checked="" type="checkbox"/>		zegar	Clock Source			
		clk_in	Clock Input	clk		
		clk_in_reset	Reset Input	reset		
		clk	Clock Output	Double-click to export	zegar	
		clk_reset	Reset Output	Double-click to export		
<input checked="" type="checkbox"/>		sram	SRAM/SSRAM Controller			
		clock_reset	Clock Input	Double-click to export	zegar	
		clock_reset_reset	Reset Input	Double-click to export	[clock_reset]	
		external_interface	Conduit	sram_external_interface		
		avalon_sram_slave	Avalon Memory Mapped Slave	Double-click to export	[clock_reset]	# 0x0000_00
<input checked="" type="checkbox"/>		jtag_uart	JTAG UART			
		clk	Clock Input	Double-click to export	zegar	
		reset	Reset Input	Double-click to export	[clk]	
		avalon_jtag_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	# 0x0000_00
<input checked="" type="checkbox"/>		red_LED	Parallel Port			
		clock_reset	Clock Input	Double-click to export	zegar	
		clock_reset_reset	Reset Input	Double-click to export	[clock_reset]	
		avalon_parallel_port_s...	Avalon Memory Mapped Slave	Double-click to export	[clock_reset]	# 0x0000_00
		external_interface	Conduit	red_led_external_interfa...		
<input checked="" type="checkbox"/>		switches	Parallel Port			
		clock_reset	Clock Input	Double-click to export	zegar	
		clock_reset_reset	Reset Input	Double-click to export	[clock_reset]	
		avalon_parallel_port_s...	Avalon Memory Mapped Slave	Double-click to export	[clock_reset]	# 0x0000_00
		external_interface	Conduit	switches_external_interf...		

Messages

Description	Path
12 Errors	
✘ "Reset vector memory" (resetSlave) (None) out of range. Valid ranges: [sram.avalon_sram_slave:sram.avalon_sram_s...	System.nios2_cpu_qsys
✘ "Exception vector memory" (exceptionSlave) (None) out of range. Valid ranges: [sram.avalon_sram_slave:sram.avalon...	System.nios2_cpu_qsys
✘ Reset slave is not specified. Please select the reset slave	System.nios2_cpu_qsys

12 Errors, 1 Warning

Nios II Processor - nios2\_cpu\_qsys

**Nios II Processor**  
altera\_nios2\_qsys

Documentation

**Block Diagram**

Show signals

Memory Usage (e.g Stratix IV) | Two M9Ks (or equiv.) | Two M9Ks + cache | Three M9Ks + cache

**Hardware Arithmetic Operation**

Hardware multiplication type: Embedded Multipliers

Hardware divide

**Reset Vector**

Reset vector memory: sram.avalon\_sram\_slave

Reset vector offset: 0x00000000

Reset vector: 0x00000000

**Exception Vector**

Exception vector memory: sram.avalon\_sram\_slave

Exception vector offset: 0x00000020

Exception vector: 0x00000020

**MMU and MPU**

Include MMU

Only include the MMU using an operating system that explicitly supports an MMU.

Cancel Finish

# POPRAWA PARAMETRÓW NIOS-A

UZUPEŁNIENIE RESET VECTOR MEMORY I EXCEPTION VECTOR MEMORY



File Edit System View Tools Help

Component Library System Contents Address Map Clock Settings Project Settings Instance Parameters System Inspector HDL Example Generation

Project Library

- Bridges
- Clock and Reset
- Configuration & Programming
- DSP
- Embedded Processors
- Interface Protocols
- Memories and Memory Control
- Merlin Components
- Microcontroller Peripherals
- Peripherals
- PLL
- Qsys Interconnect
- SLS
- University Program
  - Clock Signals for DE-10K
  - Audio & Video
  - Bridges
  - Communications
  - Generic IO
    - DE0-Nano ADC Controller
    - Parallel Port
    - PS2 Controller
  - Memory

System Contents

Description	Export	Clock	Base	End	IRQ	Tags
Nios II Processor						
Clock Input	Double-click to export	zegar				
Reset Input	Double-click to export	[clk]				
Avalon Memory Mapped Master	Double-click to export	[clk]		IRQ 0	IRQ 31	
Avalon Memory Mapped Master	Double-click to export	[clk]				
Reset Output	Double-click to export	[clk]				
Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0000_0800	0x0000_0fff		
Custom Instruction Master	Double-click to export					
Clock Source						
Clock Input	clk					
Reset Input	reset					
Clock Output	Double-click to export	zegar				
Reset Output	Double-click to export					
SRAM/SSRAM Controller						
Clock Input	Double-click to export	zegar				
Reset Input	Double-click to export	[clock_reset]				
Conduit	sram_external_interface					
Avalon Memory Mapped Slave	Double-click to export	[clock_reset]	0x0000_0000	0x0007_ffff		
JTAG UART						
Clock Input	Double-click to export	zegar				
Reset Input	Double-click to export	[clk]				
Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0000_0000	0x0000_0007		
Parallel Port						
Clock Input	Double-click to export	zegar				
Reset Input	Double-click to export	[clock_reset]				
Avalon Memory Mapped Slave	Double-click to export	[clock_reset]	0x0000_0000	0x0000_000f		
Conduit	red_led_external_interfa...					
Parallel Port						
Clock Input	Double-click to export	zegar				

Messages

Description	Path
8 Errors	
jtag_uart.avalon_jtag_slave (0x0..0x7) overlaps sram.avalon_sram_slave (0x0..0x7ffff)	System.nios2_cpu_qsys.data_master
red_LED.avalon_parallel_port_slave (0x0..0xf) overlaps jtag_uart.avalon_jtag_slave (0x0..0x7)	System.nios2_cpu_qsys.data_master
switches.avalon_parallel_port_slave (0x0..0xf) overlaps red_LED.avalon_parallel_port_slave (0x0..0xf)	System.nios2_cpu_qsys.data_master

nios2\_cpu\_qsys.data\_master  
Connection from nios2\_cpu\_qsys.data\_master to jtag\_uart.avalon\_jtag\_slave

# PODŁĄCZAMY SYGNAŁ PRZERWANIA

Qsys

File Edit System View Tools Help

Component Library

System Contents Address Map Clock Settings Project Settings Instance Parameters System Inspector HDL Example Generation

Project  
Library  
Bridges  
Clock and Reset  
Configuration & Programming  
DSP  
Embedded Processors  
Interface Protocols  
Memories and Memory Control  
Merlin Components  
Microcontroller Peripherals  
Peripherals  
PLL  
Qsys Interconnect  
SLS  
University Program  
Clock Signals for DE-10K  
Audio & Video  
Bridges  
Communications  
Generic IO  
DE0-Nano ADC Controller  
Parallel Port  
PS2 Controller  
Memory  
Verification

System Contents

Use	Connections	Name	Description	Export	Clock	Base
<input checked="" type="checkbox"/>		<b>nios2_cpu_qsys</b>	Nios II Processor			
		clk	Clock Input	Double-click to export	zegar	
		reset_n	Reset Input	Double-click to export	[clk]	
		data_master	Avalon Memory Mapped Master	Double-click to export	[clk]	IR
		instruction_master	Avalon Memory Mapped Master	Double-click to export	[clk]	
		jtag_debug_module_re...	Reset Output	Double-click to export	[clk]	
		jtag_debug_module	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0010_0800
		custom_instruction_m...	Custom Instruction Master	Double-click to export		
<input checked="" type="checkbox"/>		<b>zegar</b>	Clock Source			
		clk_in	Clock Input	clk		
		clk_in_reset	Reset Input	reset		
		clk	Clock Output	Double-click to export	zegar	
		clk_reset	Reset Output	Double-click to export		
<input checked="" type="checkbox"/>		<b>sram</b>	SRAM/SSRAM Controller			
		clock_reset	Clock Input	Double-click to export	zegar	
		clock_reset_reset	Reset Input	Double-click to export	[clock_reset]	
		external_interface	Conduit	<b>sram_external_interface</b>		
		avalon_sram_slave	Avalon Memory Mapped Slave	Double-click to export	[clock_reset]	0x0008_0000
<input checked="" type="checkbox"/>		<b>jtag_uart</b>	JTAG UART			
		clk	Clock Input	Double-click to export	zegar	
		reset	Reset Input	Double-click to export	[clk]	
		avalon_jtag_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0010_1020
<input checked="" type="checkbox"/>		<b>red_LED</b>	Parallel Port			
		clock_reset	Clock Input	Double-click to export	zegar	
		clock_reset_reset	Reset Input	Double-click to export	[clock_reset]	
		avalon_parallel_port_s...	Avalon Memory Mapped Slave	Double-click to export	[clock_reset]	0x0010_1010
		external_interface	Conduit	<b>red_led_external_interfa...</b>		
<input checked="" type="checkbox"/>		<b>switches</b>	Parallel Port			
		clock_reset	Clock Input	Double-click to export	zegar	
		clock_reset_reset	Reset Input	Double-click to export	[clock_reset]	

zegar.clk\_reset

Messages


Description	Path

0 Errors, 0 Warnings

# PRZYPISYWANIE ADRESÓW BAZOWYCH

## SYSTEM | ASSIGN BASE ADDRESSES





**JAKO CREATE SIMULATION MODEL WYBIERAMY VERILOG**  
**WERSJA VHDL NIE JEST DOPRACOWANA W QUARTUSIE 12.1SP1**





## Generate Completed




- Info: Reusing file C:/altera\_testy/lab1b/moj\_system/synthesis/submodules/altera\_mer
- Info: rsp\_xbar\_mux\_001: "moj\_system" instantiated altera\_merlin\_multiplexer "rsp\_xb
- Info: Reusing file C:/altera\_testy/lab1b/moj\_system/synthesis/submodules/altera\_mer
- Info: width\_adapter: "moj\_system" instantiated altera\_merlin\_width\_adapter "width\_ac
- Info: Reusing file C:/altera\_testy/lab1b/moj\_system/synthesis/submodules/altera\_mer
- Info: Reusing file C:/altera\_testy/lab1b/moj\_system/synthesis/submodules/altera\_mer
- Info: irq\_mapper: "moj\_system" instantiated altera\_irq\_mapper "irq\_mapper"
- Info: moj\_system: Done moj\_system" with 26 modules, 72 files, 1400784 bytes
- Info: ip-generate succeeded.
- Info: Finished: Create HDL design files for synthesis

✔ Generate Completed. 0 Errors, 0 Warnings


Stop

Close




**NALEŻY DODAĆ PLIKI NOWEGO PODSYSTEMU**  
**NAJWAŻNIEJSZY JEST PLIK TYPU QSYS SYSTEM FILE**





**TWORZYMYSYMBOLNOWEGOPODSYSTEMU**






**UWAGA: W PODSYSTEMIE WYSTĘPUJĄ:** INPUT (WEJŚCIE, NA NIEBIESKO),  
 OUTPUT (WYJŚCIE, NA FIOLETOWO) I BIDIR (DWUKIERUNKOWE, NA ZIELONO)

SW[17..5]


CLOCK\_50

PIN\_U18



KEY[0]

inst1



VCC

SRAM\_DQ[15..0]

SRAM\_LB\_N

SRAM\_UB\_N

SRAM\_CE\_N

SRAM\_OE\_N

SRAM\_WE\_N

SW[17..0]

inst4

LEDR[17..0]

SRAM\_ADDR[17..0]

PIN_AE9	PIN_AC11	10	10
---------	----------	----	----




# Kolejne kroki

- \* Wykonać pełną kompilację
- \* Zaprogramować układ FPGA
- \* Wybrać polecenie menu Quartusa:  
Tools | Nios II Software Build Tools for Eclipse



# Nios II IDE



Nios II - Eclipse

File Edit Navigate Search Run Project Nios II Window Help

- New Alt+Shift+N
- Open File...
- Close Ctrl+W
- Close All Ctrl+Shift+W
- Save Ctrl+S
- Save As...
- Save All Ctrl+Shift+S
- Revert
- Move...
- Rename... F2
- Refresh F5
- Convert Line Delimiters To
- Print... Ctrl+P
- Switch Workspace
- Restart
- Import...
- Export...
- Properties Alt+Enter
- Exit

- Nios II Application and BSP from Template
- Nios II Application
- Nios II Board Support Package
- Nios II Library
- Project...
- Other... Ctrl+N

Outline

An outline is not available.

Problems Tasks Console Properties

0 items

Description	Resource	Path	Location	Type

0 items selected

179, 212 100% 00:02

Start DSL Connectio... 3 Eksplorator ... Quartus II 32-... Programmer - ... Qsys - moj\_sys... bez tytułu - Paint Nios II - Eclipse PL 23:5

**Nios II Software Examples**

Create a new application and board support package based on a software example template

## Target hardware information

SOPC Information File name: C:\altera\_testy\lab 1b\moj\_system.sopcinfo ...

CPU name: nios2\_cpu\_qsys

## Application project

Project name: hello

Use default location

Project location: C:\altera\_testy\lab 1b\software\hello ...

## Project template

## Templates

- Blank Project
- Board Diagnostics
- Count Binary
- Hello Freestanding
- Hello MicroC/OS-II
- Hello World**
- Hello World Small
- Memory Test
- Memory Test Small
- Simple Socket Server
- Simple Socket Server (RGMII)
- Web Server
- Web Server (RGMII)

## Template description

Hello World prints 'Hello from Nios II' to STDOUT.

This example runs with or without the MicroC/OS-II RTOS and requires an STDOUT device in your system's hardware.

For details, click Finish to create the project and refer to the readme.txt file in the project directory.

The BSP for this template is based on the Altera HAL operating system.

For information about how this software example relates to Nios II hardware design examples, refer to the Design Examples page of the Nios II documentation available with your installation at:

<installation\_directory>/nios2eds/documents/index.htm.



< Back

Next >

Finish

Cancel



### Nios II Software Examples

Select a board support package for your application

Create a new BSP project based on the application project template

Project name:

Use default location

Project location:  ...

Select an existing BSP project from your workspace

Create...

Import...





< Back

Next >

Finish

Cancel





Project Navigator  
Files  
moj\_sys  
moj\_sys  
lab1.bdf  
Hierarchy  
Tasks  
Compiler  
Task  
All  
Type  
33  
33  
29  
System (7)

Project Explorer  
hello\_world.c  
New  
Go Into  
Open in New Window  
Copy Ctrl+C  
Paste Ctrl+V  
Delete Delete  
Remove from Context Ctrl+Alt+Shift+Down  
Source  
Move...  
Rename... F2  
Import...  
Export...  
Build Project  
Clean Project  
Refresh F5  
Close Project  
Close Unrelated Projects  
Build Configurations  
Make Targets  
Index  
Show in Remote Systems view  
Convert To...  
Run As  
Debug As  
Profile As  
Team  
Compare With  
Restore from Local History...  
Nios II  
Run C/C++ Code Analysis  
Update Linked Resources  
Properties Alt+Enter


```
/* "Hello World" example.
 *
 * This example prints 'Hello from Nios II' to the STDOUT stream
 * using the Nios II 'standard', 'full_featured', 'fast', and 'low_cost'
 * hardware. It runs with or without the MicroC/OS-II RTOS and x
 * in your system's hardware.
 *
 * The memory footprint of this hosted application is ~69 kbyte
 * in the standard reference design.
 *
 * For a reduced footprint version of this template, and an example
 * to reduce the memory footprint for a given application, see
 * the "hello_world" template.
 */
#include <stdio.h>

int main() {
    printf("Hello from Nios II!\n");
}
```

Outline  
stdio.h  
main() : int

Console  
ms --all-header --source hello.elf >hello.objdump






# Dodajemy kod

- \* `alt_up_parallel_port_dev* ledr;`
- \* `alt_up_parallel_port_dev* switches;`
  
- \* `ledr = alt_up_parallel_port_open_dev  
(RED_LED_NAME);`
- \* `switches = alt_up_parallel_port_open_dev  
(SWITCHES_NAME);`
  
- \* `tmp = alt_up_parallel_port_read_data(switches);`
- \* `alt_up_parallel_port_write_data(ledr, tmp);`





**ZIELONE DIODY ZMIENIAJĄ KOLOR NA BIEŻĄCO**  
**CZERWONE DIODY ZMIENIAJĄ KOLOR PO WCIŚNIĘCIU GUZIKA KEY0**



**Koniec**